

Date Mailed: October 22, 2006

Sheet 1 of 1

Form 1449*	Docket Number: G&C 30448.116-US-U1	Application Number: 10/616,021
INFORMATION DISCLOSURE STATEMENT IN AN APPLICATION		
PAP/MAH		
Applicants: Jin Lee et al.	Filing Date: July 9, 2003      Group Art Unit: 2916	

U.S. PATENT DOCUMENTS						
EXAMINER INITIAL	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
FOREIGN PATENTS						
	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
						YES
						NO
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)						
lw		M. Wurzer et al, "A 40-Gb/s Integrated Clock and Data Recovery Circuit in a 50-GHz $f_T$ , Silicon Bipolar Technology," IEEE Journal of Solid-State Circuits, Sept. 1999, 34:1320-1324				
lw		M. Reinhold et al, "A Fully Integrated 40-Gb/s Clock and Data Recovery IC with 1:4 DEMUX in SiGe technology," IEEE Journal of Solid-State Circuits, Dec. 2001, 36:1937-1945				
lw		J. Cao et al, "OC-192 Receiver in Standard 0.18 $\mu$ m CMOS," ISSCC Dig. Tech. Papers, Feb. 2002, pp. 250-251				
lw		J. Kim and B. Kim, "A Low Phase-Noise CMOS LC Oscillator with a Ring Structure," ISSCC Dig. of Tech. Papers, Feb. 2000, pp. 430-431				
lw		T. P. Liu, "A 6.5-GHz Monolithic CMOS Voltage-Controlled Oscillator," ISSCC Dig. of Tech. Papers, Feb. 1999, pp. 404-405				
lw		J. E. Rogers and J. R. Long, "A 10-Gb/s CDR/DEMUX with LC Delay Line VCO in 0.18 $\mu$ m CMOS," ISSCC Dig. of Tech. Papers, Feb. 2002, pp. 254-255				
lw		J. Savoj and B. Razavi, "A 10-Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection," ISSCC Dig. Tech. Papers, Feb. 2001, pp. 78-79				
lw		M. Danesh et al., "A Q-Factor Enhancement Technique for MMIC Inductors," Proc. IEEE Radio Frequency Integrated Circuits Symp., April 1998, pp. 217-220				
lw		A. Hajimiri and T. H. Lee, "A General Theory of Phase Noise in Electrical Oscillators," IEEE Journal of Solid-State Circuits, Feb. 1998, pp. 179-194				
lw		J. D. H. Alexander, "Clock Recovery from Random Binary Data," Electronics Letters, Oct. 1975, 11:541-542				
lw		B. Razavi et al, "Design Techniques for Low-Voltage High-Speed Digital Bipolar Circuits," IEEE Journal of Solid-State Circuits, March 1994, pp. 332-339				

EXAMINER: 	DATE CONSIDERED: <u>2/16</u>
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form for next communication to the Applicant.	

**\*Substitute Disclosure Statement Form (PTO-1449)**

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

G&C 39448 116 US 11